Two counters that slow each other down

• A

  The counters share a cache line, so each write invalidates the other core copy

• B

  The compiler has merged the two counters into one memory location

• C

  The threads are being scheduled onto the same core

• D

  Incrementing is not atomic, so the hardware serialises the writes